

Notice of References Cited

Application/Control No.

09/902,497

Applicant(s)/Patent Under
Reexamination
DUTARTRE ET AL.

Examiner

Matthew A. Anderson

Art Unit

1765

Page 1 of 1

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|--------------|----------------|
| | A | US-5432121 | 07-1995 | Chan et al. | 437/95 |
| | B | US-4504330 | 03-1985 | Gaind et al. | 148/175 |
| | C | US-4153486 | 05-1979 | Srinivasan | 148/175 |
| | D | US-3765960 | 10-1973 | Boss et al. | 148/175 |
| | E | US-3660180 | 05-1972 | Wajda | 148/175 |
| | F | US- | | | |
| | G | US- | | | |
| | H | US- | | | |
| | I | US- | | | |
| | J | US- | | | |
| | K | US- | | | |
| | L | US- | | | |
| | M | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|-------|----------------|
| | N | JPO-57196800 | 02-1982 | Japan | Osamu | C30B 29/06 |
| | O | | | | | |
| | P | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | T | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|--|
| | U | Wolf et al., Silicon Processing for the VLSI Era Volume 1: Process Technology, Lattice Press, Sunset Beach, CA, USA, pp. 124-159, 242-279, 1986. |
| | V | |
| | W | |
| | X | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

8/6/03